ABSTRACT
This paper presents a balanced receiver structure Fig. 1 shows the simplified schematic of the suitable for wireless infrared data communications. The proposed preamplifier structure. The circuit is comprised receiver provides a fixed photodiode bias voltage with the of three sections: the photodiode bias input stage, the use of a regulated cascode input stage. Together with an transimpedance amplifier, and the dc photocurrent active feedback loop used to eliminate dc photocurrents, rejection feedback loop. Transistors M, and Mf6 regulate the receiver implements ac coupling without the need for the reverse bias voltage across the photodiode. Regulated matching capacitors. Differential sensing of the cascode circuit (RGC) [3] is employed to reduce the photodiode current improves sensitivity. Designed for a input impedance seen at the sources of Mf5 and Mf6. 0.35ym digital CMOS process, simulation results show These transistors provide a common-gate input buffer that the circuit consumes 12mW at 3V, provides 40kQ stage to the transimpedance amplifier. Transistor M, is transimpedance gain over a bandwidth of 200 MHz, and added to improve the symmetry of the signal path. Mf3 has a minimum power supply rejection ratio of 40 dB and Mf4 are just for level shifting and as shown in Fig.3 over the entire operating bandwidth. they will be bypassed by CI and C, at our frequencies of interest. Although, the proposed receiver structure does not Practically every new laptop computer, PDA impose any constraints on the design of the transimpedance amplifier, we present here a differential transimpedance amplifier that uses local shunt feedback in the second stage. The amplifier is similar to the two-stage design presented in [I] , but uses a n-channel input differential pair similar to the design in [4] to achieve higher bandwidth and reduced thermal noise.
I. INTRODUCTION
(Personal digital assistant), and digital camera comes equipped with an i n f r a~d (IR) wireless Port. Over short distances, IR free-space links offer an industry-standard wireless solution unmatched in IOW cost and high speed. Digital CMOS is the preferred technology because of its low Cost and high Potential for system integration. However, building single-chip optical receivers in CMOS technology is challenging because low supply voltages, small transconductances, and substrate noise make it Photodiode Bias difficult to achieve high bandwidth and good sensitivity. IR wireless receivers must also be able to reject dc photocurrents generated by ambient light. Sometimes these photocurrents are much larger than the signal current, resulting in reduced swing or even saturation at the optical receiver.
Previously reported implementations [ 11 [2] sensed the photocurrent single-endedly. In addition, in order to reject noise from the photodiode bias source, an additional dummy capacitor was used [I] to match the photodiode capacitance. In this paper, we present an sensing of the photodiode and eliminates the need for a matching capacitor. It uses a truly differential feedback structure for improved power supply rejection. The photodiode bias circuit has also been incorporated into the receiver. The resulting circuit is an IR wireless 8 receiver front-end with improved gain, bandwidth, and power supply rejection. The dc rejection feedback loop consists of an error amplifier and a differential pair made up of transistors Mfl and Mf2. The error amplifier functions as an integrator and determines the average difference in the differential outputs. Current sources 11 and I, bias the cascode transistors Mf3.6. In the absence of any dc photocurrent, all currents sourced by 11 and I, will be drawn away from the transimpedance amplifier by the differential pair. The presence of a dc photlocurrent, I,, results in a negative differential offset volltage at the output of the transimpedance amplifier. This offset causes the error amplifier to change the differential voltage applied to the differential pair. In steady state, the bias current increases by I, for Mfl and decreases by I, for Ma as illustrated in Fig. 1 . In essenice, the dc photocurrent has been steered into the differential pair, away from the transimpedance amplifier. In {contrast, the differential pair appears as a high impedance path to the signal current, i,. As a result, i, passes through to the transimpedance amplifier where it is sensed differentially, resulting in a transimpedance gain of 2Rfz.
The proposed structure offers several advantages over the original structure reported in [l] and shown in Fig.2 . The most significant advantage is that thie proposed structure is fully differential. In the original structure, only the transimpedance amplifier is differential. As well, the sensing of the photodiode current is single-ended, so that only photocurrent sourced from the anode of the photodiode is used. This has two disadvantages: first, the current being sunk by the cathode of the photodiode is not put to use, effectively halving the signal current. Secondly, driving a differential transimpedance amplifier single-endedly creates an asymmetry in the differential structure. As a result, an additional capacilor, C,', is required at the other input terminal of the transimpedance amplifier in order to match the photodiode capacitance, effectively rebalancing the circuit. Perfect matching ensures that noise injected at the bias voltage, V r d , appears only as a common-mode signal which is effectively rejected by the differential transimpedance amplifier. Unfortunately, achieving good matching is difficult since the photodiode is an external device, and its capacitance varies with the applied reverse bias voltage.
Vref
Transimpedance With the proposed differential structure, the photocurrent is sensed differentially. Since the photodiode is placed across the differential inputs of the transimpedance amplifier, the resulting circuit is inherently balanced, eliminating the need for a dummy matching capacitor.
Unlike the dc photocurrent rejection circuit in Fig.2 , the bandwidth of the proposed receiver structure is independent of the dc photocurrent level. The lower cut-off frequency is not affected because the differential pair is already biased with a current of I, which is designed to be much larger than the maximum dc photocurrent. The upper cut-off frequency is not affected because the bias currents of transistors M, and Mf6 are regulated by the feedback loop to Ib regardless of the value of I , .
PHOTODIODE BIAS INPUT STAGE
The photodiode biasing circuit including the common-gate and RGC transistors is shown in Fig. 3 .
The reverse bias voltage on the photodiode is determined by the voltage differences at the sources of Mf3 and Mf6. For a 3V supply, the applied bias voltage ranges from a minimum of tlhe threshold voltage of an NMOS device to a maximum of about 1V which i,s required to keep all MOSFETs in the active region. To explain the operation of the RGC blocks, we refer to the equivalent half-circuit schematic shown in Fig.4 . The input impedance of this circuit is
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Basically, it is the input impedance of a simple common-gate stage reduced by the factor (1 + gm Rd) which is one plus the loop gain of feedback circuh%ade up of M , , and R,. Some design considerations which limit the minimum achievable input impedance include the allowable voltage drop across R,, power consumption, and frequency response of the feedback circuit. For the differential configuration, the impedance looking into the bias circuit will be twice that given in equation (1). The frequency pole resulting from the depletion capacitance of the photodiode, C,,, and the differential input impedance 2Ri, is
To illustrate the design process, if we assume a photodiode capacitance of 5 pF and wish to have a pole at 250 MHz, the differential impedance of the input stage must be kept about 125R. This means that, for a transconductance of 4.5 m A N at the cascode device, Mf5, we need a minimum RGC loop gain of 2.55. This can be achieved by choosing R, = 600R and gmMcl = 4.25mA/V. Other poles such as the pole created by the feedback network, R, and CQ, as well as complex poles introduced by the second stage of differential transimpedance amplifier (Fig.7) will limit the total bandwidth to about 200 MHz. The simulated differential input impedance of the input bias stage is shown in Fig.5 . Note how the impedance is maintained at around 125R only up to the required bandwidth. While the photodiode capacitance as well as pad and packaging parasitic effects at nodes a and d of Fig.3 create an asymmetry in the circuit, capacitors Cl and C2 will alleviate this problem by bypassing transistors MB and Mf4 at high frequencies. These capacitors are off-chip capacitors in the range of a few nF.
5 Simulated input impedance of the RGC input bias stage. The bandwidth of this transimpedance amdifier is dependent on the capacitance seen at the input terminals as well as the frequency response of second stage. Because the photodiode bias input stage has isolated the transimpedance amplifier from the large photodiode capacitance, non-dominant poles of the total circuit are determined by the second stage of the above circuit. A small-signal model for the second stage of transimpedance amplifier is shown in Fig. 7 where Cfl is the total shunt feedback capacitance bridging the drain and gate of M11 or MI, and Ci and CO are the input and output capacitance respectively. Because of the presence of two capacitors, Ci and CO, the second stage exhibits a second-order response. Shunt feedback capacitor, Cfl, can be used to tune the pole locations and to maximize the bandwidth [l] .
IV. DIFFERENTIAL TRANSIMPEDANCE AMPLIFIER
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V. SIMULATION RESULTS
The simulated frequency response of the complete receiver circuit is shown in Fig. 8 . The preamlplifier has a bandwidth from 180 KHz up to 200 MHz with gain of 40kR (92dBCl), and a minimum input no'ise current density of 5 p A / m . It consumes 12mW using a single 3V supply. In comparison with [l] , the proposed circuit exhibits four-fold improvement in the gain-bandwidth product with the same technology and power dissipation. Because of the symmetric configuration, this circuit is highly immune to substrate noise and power supply modulation. Fig. 10 shows the Power Supply Rejection Ratio (PSRR) of the receiver. The PSRR is at least 40 dB over the entire bandwidth of the receiver for C =C2=10nF. 
VI. SUMMARY
This paper proposes a balanced fully differential receiver structure for use in infrared wireless data communicatioins. The structure rejects dc photocurrents using negative feedback around the transimpedance amplifier. Input common-gate transistors operating as regulated cascodes reduce the input impedance of the receiver, moving the dominant pole away from the transimpedance stage. Differential sensing of the signal current doubles the overall transimpedance gain and the bandwidth has also been improved. The proposed symmetric configuration is robust to common-mode interference. This circuit is designed for a 3V, 0.35 ym CMOS process. Simulation results show the preamplifier provides a gain of 40 kS1 over a bandwidth of 180 kHz to 200 MHz with a minimum PSSR of 40dB.
